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Abstract
A negation-limited circuit is a combinational circuit that consists of AND, OR gates and a
limited number of NOT gates. In this paper, we investigate the complexity of negation-limited
circuits. The (n; n) merging function is a function that merges two presorted binary sequences
x16 · · ·6 xn and y16 · · ·6 yn into a sequence z16 · · ·6 z2n. We prove that the size com-
plexity of the (n; n) merging function with t = (log2 log2 n− a) NOT gates is 6(2an).
? 2002 Elsevier Science B.V. All rights reserved.
1. Introduction
To derive a strong lower bound on the size of a combinational circuit, which consists
of AND, OR and NOT gates, for an explicitly de:ned function is one of the most
challenging problems in theoretical computer science. But so far, only linear lower
bounds have been known (See [7] for an excellent survey on the complexity of Boolean
functions). In sharp contrast, there has been substantial progress in obtaining strong
lower bounds on the size of a monotone circuit, which consists of AND and OR gates.
Razborov [11] obtained superpolynomial lower bounds on the size of a monotone
circuit for the clique function. Shortly thereafter, Andreev [4] and Alon and Boppana
[2] obtained exponential lower bounds on the size of a monotone circuit for the clique
function and for some other functions. In short, we have strong lower bounds on circuit
size when we restrict ourselves to circuits without NOT gates, whereas we have very
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weak lower bounds when we consider circuits with an arbitrary number of NOT gates.
So it is natural to consider the size of a circuit with a limited number of NOT gates,
which we call the negation-limited circuit complexity.
There has been obtained many interesting results in this line of research. Markov
[10] proved that r=log2(n+1) NOT gates are suHcient to compute any collection of
Boolean functions on n variables and that there exists a function that requires r NOT
gates to compute. Fisher [8] showed that restricting the number of available NOT gates
to r entails only a polynomial blowup in circuit size. Beals et al. [5] strengthen this
result by showing that, for any Boolean function f, the size of a smallest circuit with
at most r NOT gates computing f is at most 2size(f) + O(n log n), where size(f) is
the size of a smallest circuit with an arbitrary number of NOT gates computing f.
Recently, Amano and Maruoka [3] proved that the clique function is not computable
by a polynomial size circuit with at most (1=6) log log n NOT gates.
Tardos [12] proved that there exists a function that can be computed by a circuit of
polynomial size whereas it requires monotone circuits of exponential size. In contrast,
Berkowitz [6] and Beals et al. [5] proved that NOT gates are almost powerless for slice
functions. A function f is a slice function if f(x1; : : : ; xn)=0 for any x with
∑n
i=1 xi ¡ k
and f(x1; : : : ; xn)=1 for any x with
∑n
i=1 xi ¿ k for some 06 k6 n (for input contains
exactly k ones, the output of f is not constrained). They proved that for any slice
function f, the monotone circuit complexity of f is at most 2size(f) + O(n log n)
where size(f) is the circuit complexity of f.
The eJect of NOT gates on circuit complexity looks like a mystery and better
understanding of it is necessary to obtain a good lower bound for circuit complexity.
In this paper, we consider the problem: How fast the complexity of a function
decreases when the number of available NOT gates in a circuit increases? That is
one of the most interesting problems on negation-limited circuit complexity.
The merging function is a Boolean function that takes two presorted binary sequences
each of length n as inputs, and merges them into a sorted sequence of length 2n. It
was shown that the merging function has circuit complexity 6(n) and has monotone
circuit complexity 6(n log n) (See e.g., [7], [9, Chapter 5.3.4]). In this paper, we prove
the nontrivial lower and upper bounds on the negation-limited circuit complexity of
merging. Remarkably, both bounds we obtain are matched up to a constant factor for
any values of the number of available NOT gates. Precisely, we prove the following:
Theorem 1. The size complexity for merging two presorted binary sequences each of
length n with t = (log2 log2 n− a) NOT gates is 6(2an).
Roughly speaking, this theorem says that the size of a smallest circuit for the merging
function is halved when the number of available NOT gates increases by one, and if
we can use log2 log2 n NOT gates then the merging function can be computed by a
circuit of linear size. In addition, the proof of the upper bound is constructive, so, for
any number t of available NOT gates, we give a circuit for merging with t NOT gates
whose size is optimal up to a constant factor.
The paper is organized as follows: First, in Section 2 we give some basic notations
and de:nitions. In Section 3, we prove the lower bound of our main theorem, and in
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Section 4, we prove the upper bound of our main theorem by giving the construction
of a circuit for merging. Finally, we provide some open problems related to our work
in Section 5.
2. Preliminaries
A circuit is a combinational circuit that consists of AND gates of fan-in two, OR
gates of fan-in two and NOT gates. In particular, a circuit without NOT gates is
called monotone. A Boolean function f is monotone if f(x1; : : : ; xn)6f(y1; : : : ; yn)
whenever xi6yi for all i. Monotone functions are exactly those computed by monotone
circuits. The size of a circuit C is the number of gates in the circuit C.
Let F be a collection of Boolean functions f1; : : : ; fm. The circuit complexity (mono-
tone circuit complexity, resp.) of F is the size of a smallest circuit (monotone circuit,
resp.) that computes F , i.e., that outputs f1(x1; : : : ; xn); : : : ; fm(x1; : : : ; xn) for the inputs
x1; : : : ; xn. Following Beals et al. [5], we call a circuit including at most t NOT gates
a t-circuit.
The (n; n) merging function, denoted by MERGE(n; n), is a collection of functions
that merges two presorted binary sequences x16 x26 · · ·6 xn and y16y26 · · ·6yn
into a sequence z16 z26 · · ·6 z2n, i.e., zi = 1 if and only if the total number of 1’s
in the input sequences is not less than 2n− i+1, for all i. All logarithms in this paper
are base two.
Now we restate our main theorem.
Theorem 1. The size complexity of MERGE(n; n) with t=(log2 log2 n−a) NOT gates
is 6(2an).
3. Lower bound
In this section, we prove the lower bound of Theorem 1, that is, the size of any
t-circuit, where t = (log2 log2 n− a), computing MERGE(n; n) is N(2an).
Proof (lower bound).
The outline of the proof is as follows: First, we prove that if C is a t-circuit for
MERGE(n; n) then C has a monotone subcircuit which computes MERGE(n=2t ; n=2t).
Combining this and the fact that the monotone circuit complexity of MERGE(n=2t ; n=2t)
is N((n=2t)log(n=2t)) = N(2an) to obtain the lower bound for the size of C.
Let C be an optimal t-circuit for MERGE(n; n). Without loss of generality, we may
assume that n = 2r for some positive integer r. Let gi, for 16 i6 t, be the function
computed by the input of the ith NOT gate counting from the inputs to the outputs. A
minterm of a function f is a minimal set of variables such that assigning the value 1
to them determines the value of the function f to be 1.
Let X = {x1; : : : ; xn} and Y = {y1; : : : ; yn} be the sets of input variables of MERGE
(n; n). Let X h (respectively, Y h) be the second half of X (respectively, the second half
of Y ), i.e., X h = {xn=2+1; : : : ; xn} and Y h = {yn=2+1; : : : ; yn}.
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Now we de:ne a partial assignment p1 to X ∪ Y that makes g1 a constant function.
Note that g1 is monotone since g1 is the input of the lowest NOT gates in C. If g1 has
a minterm such that all the variables in it are contained in X h ∪Y h, then let p1 be the
partial assignment that assigns the value 1 to all the variables in X h ∪ Y h. Otherwise,
if g1 does not have such minterms, then let p1 be the partial assignment that assigns
the value 0 to all the variables in (X −X h)∪ (Y − Y h). For a Boolean function f and
a partial assignment p, we denote the induced function of f under p by f|p. It is
clear that g1|p1 is the constant 1 for the :rst case and is the constant 0 for the second
case. It is also clear that g2|p1 is monotone.
Next, we de:ne a partial assignment p2 from p1 by adding the assignments to half
of the variables unassigned by p1. Let X1 ⊆ X and Y1 ⊆ Y be the sets of all variables
unassigned by p1. Let X h1 be the second half of X1 and Y
h
1 be the second half of Y1.
Note that |X1| = |Y1| = n=2 and |X h1 | = |Y h1 | = n=4. If g2|p1 has a minterm such that
all the variables in it are contained in X h1 ∪ Y h1 , then let p2 be the partial assignment
obtained from p1 by adding the assignments of the value 1 to all the variables in
X h1 ∪ Y h1 . Otherwise, let p2 be the partial assignment obtained from p1 by adding the
assignments of the value 0 to all the variables in (X1−X h1 )∪ (Y1−Y h1 ). It is clear that
both g1|p2 and g2|p2 are constant functions and g3|p2 is monotone.
By continuing the above procedure recursively for all the NOT gates in C, we obtain
the partial assignment pt such that (i) pt leaves two sets of n=2t consecutive variables
{xi+1; xi+2; : : : ; xi+n=2t} in X and {yi+1; yi+2; : : : ; yi+n=2t} in Y , for some i, (ii) pt assigns
the value 0 to x1; : : : ; xi; y1; : : : ; yi and the value 1 to xi+n=2t+1; : : : ; xn; yi+n=2t+1; : : : ; yn,
and (iii) pt makes the inputs of all NOT gates in C a constant.
Under pt we obtain the induced circuit of C by eliminating all gates whose values
become determined. By (i) and (ii), the sequence of the outputs z2i+1; : : : ; z2i+2n=2t of the
induced circuit is equal to the merged sequence of xi+1; : : : ; xi+n=2t and yi+1; : : : ; yi+n=2t .
By (iii), the induced circuit has no NOT gates.
Thus, the circuit C “contains” a monotone circuit for MERGE(n=2t ; n=2t) and the
size of C is lower bounded by the monotone circuit complexity of MERGE(n=2t ; n=2t).
Since the monotone circuit complexity of MERGE(N; N ) is known to be N(N logN )
(See e.g., [7,9]), the lower bound is N((n=2t) log (n=2t)) = N((n=2t)log n) = N(2an) as
desired.
4. Upper bound
In this section, we prove the upper bound of Theorem 1, that is, there exists a
t-circuit, where t = (log2 log2 n− a), computing MERGE(n; n) of size O(2an).
Proof (upper bound).
We describe below how to construct a circuit of size O(n) with log log n NOT gates
for bitonic sorting. We say that a binary sequence z1; : : : ; z2n is bitonic if z1¿ · · ·¿
zk6 · · ·6 z2n or z16 · · ·6 zk¿ · · ·¿ z2n for some k, 16 k6 2n. A circuit that sorts
bitonic sequences can obviously compute MERGE(n; n) since a sequence xn; : : : ; x1;
y1; : : : ; yn is bitonic when x16 · · ·6 xn and y16 · · ·6yn. When only (log log n− a)
NOT gates are available, exactly the same construction yields a circuit of size O(2an).
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Let x1; : : : ; x2n be a bitonic sequence. The :rst layer of the standard bitonic sorter
(with usual min=max gates expressed as AND=OR gates) produces the smaller half
y1 = x1∧ xn+1; y2 = x2∧ xn+2; : : : ; yn= xn∧ x2n and the larger half z1 = x1∨ xn+1; : : : ; zn=
xn ∨ x2n. (One of y’s or z’s is an all 0 or all 1 sequence, and the other is a bitonic
sequence.)
Let N be the number of 1’s among xi’s. Now, put b = y1 ∨ y2 ∨ · · · ∨ yn. Then,
b = 1 if and only if N is greater than or equal to n + 1. Put c = @(b), and put
w1 = c ∧ z1; : : : ; wn = c ∧ zn, and u1 = w1 ∨ y1; : : : ; un = wn ∨ yn.
If b = 1, all z’s are 1’s and since c = 0, all w’s are set to 0, and u’s =y’s. If
b= 0; w’s equal z’s, and since all y’s are 0’s, u’s =z’s.
Recursively, construct a circuit for a bitonic sequence u of length n, repeating this
procedure t = log log n times. We obtain the most signi:cant t bits b’s of the bi-
nary representation of N − 1 (if N = 0, then all b’s are 0’s), and are left with
the bitonic sequence, u-last, of length 2n=log n. We can sort u-last by AKS-sorting
network [1] of size O((2n=log n)log (2n=log n)) = O(n) into the sorted
list S.
From t bits b’s, their negation c’s and the list S, a monotone circuit of linear
size described below can produce the sorting of the original x’s: The idea of the
construction is to divide the output bits into blocks of size 2n=log n and compute
from b’s and c’s to which block the sequence S should be assigned. Note that the
sorting will be in decreasing order. Let us denote b’s by b11; : : : ; b
1
t , where b
1
i is the
ith signi:cant bit of b’s and let b01; : : : ; b
0
t be their negations. Recall that we have
already computed b0i ’s as c’s. For 06 i¡ log n, put li=
∨log n−1
k=i (b
k1
1 ∧· · ·∧bktt ), where
kj is the jth signi:cant bit of the binary representation of k and put llog n = 0. The
bit li tests whether the bits b1; : : : ; bt represent a number greater than or equal to i.
Hence, for 06 i¡ log n; li = 1 if and only if N is greater than i(2n=log n). Finally,
for 16 j6 2n, output li∨ (li−1∧ (the{(j−1)mod (2n=log n)+1}-th largest bit of S)),
where i = j=(2n=log n), as the jth largest bit of the sorted list of x’s.
It is easy to check that the size of the entire circuit constructed above is 6(n). This
completes the proof.
5. Concluding remarks and open problems
In the present paper, we established the asymptotic growth rate of the size of a
smallest circuit with t negation gates for merging up to a constant factor, for any values
of t. Actually, the same result holds for bitonic sorting, which subsumes merging. It
is an interesting open problem whether our technique can be extended to obtain the
negation-limited circuit complexity for (general) sorting.
The depth of our circuit for merging is O((t+1)log n) when the number of available
NOT gates is t. In particular, we obtained the linear size circuit with log log n NOT
gates of depth O(log nlog log n). It is obvious that any circuit for merging has depth
N(log n). To see if there exists a linear size circuit of depth O(log n) with log log n
NOT gates for merging is also an interesting open problem.
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